This paper presents some additional high input low output impedance analog networks realized using a recently introduced single Dual-X Current Conveyor with buffered output. The new circuits encompass several all-pass sections of first-and second-order. The voltage-mode proposals benefit from high input impedance and low output impedance. Nonideality and sensitivity analysis is also performed. The circuit performances are depicted through PSPICE simulations, which show good agreement with theory.
Introduction
In the recent past, realization of configurable analog networks has assumed special significance for modern analogue signal processing applications. The feature is quite suited while designing analog blocks with easy configurability, so as to be employed in field programmable analog arrays (FPAAs). Simple analog blocks with this feature were reported earlier and further researched in most recent works [1] [2] [3] . Whereas configurability gives rise to the possibility of several electronic functions from a single topology, cascadability results in practical utility of analog blocks for designing more complex networks without additional coupling elements in form of buffers [4] [5] [6] . The most recent analog circuit topology benefits from these features by being suited for a number of first-order electronic functions and offering high input impedance and low output impedance [5] . The two features together are just another step towards reducing circuit components enabling portable high performance systems with ease for FPAA implementations [7, 8] . It may be noted that analog filters continue to appear in open literature as a potential analog block for larger subsystems [2] [3] [4] [5] [6] [9] [10] [11] [12] .
This paper presents additional first-and second-order allpass filters with the features of high input and low output impedance. State-of-the-art floating simulators have been employed to overcome the drawbacks of passive inductors [13] . It may be noted that floating inductor simulators using current conveyors have been researched well in the literature [14] [15] [16] [17] . Transformation technique has further been employed to realize simpler alternative with lesser circuit complexity. Extensive simulations are performed to validate the proposed theory, which not only justify the proposed theory but also provide advancement to the existing knowledge.
Additional First-Order All-Pass Filters
The symbol and CMOS implementation of newly developed second generation Dual-X Current Conveyor (DXCC-II) with buffered output are shown in Figure 1 . A newly developed DXCC-II is characterized in matrix form by the following relationship:
(
The new additional voltage-mode first-order all-pass filter topology is shown in Figure 2 . It may be noted that interchanging the positions of + and − yields the topology of [5] , a fact not mentioned therein. The given topology is characterized by the general transfer function for continual signals in " " domain as
Specialization of the impedances in Figure 2 yields missing circuits of voltage-mode first-order all-pass filters as listed in Table 1 
Second-Order Filters
Selection of the impedances in Figure 2 yields a circuit of second-order voltage-mode all-pass filter by retaining all impedances 1 , 2 , 3 , and 4 . The selection of impedances is 1 and 3 as capacitive reactance ( 1 = 1/ 1 , Open circuit 3 = 1/ 3 , resp.) 2 as resistive, and 4 is taken as inductive reactance ( 4 = 4 ). It is a well-known fact that real inductors are not used in integrated analog systems due to their bulky size, which became a motivating factor for the introduction of active-RC networks long back. In the circuit proposed here, simulated floating inductor [13] is used in place of the real inductor. The DXCC-II based circuit of [13] realizes a resistor less floating inductor. The new proposed voltage-mode second-order all-pass filter using simulated inductance ( 4 ≡ sim ) is shown in Figure 3 (a). Another circuit is obtained by interchanging the positions of the + and − terminals and is shown in Figure 3 
where = +1 for the circuit of Figure 3 (a) and = −1 for the circuit of Figure 3 (b).
The expressions for pole-0 and are given in (4) and (5), respectively:
From (4) and (5), it is found that the can be tuned independent of 0 by adjusting the value of 2 .
Sensitivity figures for pole-0 and are given as follows:
From (6), the sensitivity figures for the proposed circuits are found to be less than or equal to unity in magnitude which implies good sensitivity performance.
It is now to be emphasized that inductance simulator value is as sim = ( / 1 2 ), where 1 and 2 are transconductance of transistors used in simulated inductor, which can be controlled by the gate voltages of those transistors [13] . Here, ( = 1, 2) is the transconductance of the th MOS transistor and is given as = 2 ( ) ( − ) , where = 1, 2.
By substituting the value of sim in (3), the transfer function becomes The expressions for pole-0 and are also modified and given in (9) and (10), respectively:
Sensitivity figures for pole-0 and are now given as follows:
All the sensitivity figures given in (11) are still less than or equal to unity in magnitude, which suggests good sensitivity performance.
Another possible circuit design is to use frequency transformation method [18] . In frequency transformation, all the impedances are scaled by the frequency-dependent factor 1/ . Such an impedance-level scaling operation is quite appropriate, because this operation does not affect the transfer function. The motivation behind this scaling operation is that scaling inductive impedance by 1/ leaves the circuit with the resistor of the same value, = , and the inductor is eliminated. However, so as not to change the transfer function in the scaling operation, all components must be scaled by the same factor. Therefore, the three passive elements are, namely,
After transformation (1/ ) yields the new components
Such scaling actually results in a transformation of the elements: a resistor ( ) becomes a capacitor of value "1/ , " an inductor ( ) becomes a resistor of value " , " and a capacitor ( ) becomes a frequency-dependent negative resistor (FDNR) and is denoted by " " and symbolized as four parallel lines. The resulting circuit after frequency transformation is shown in Figure 4 (a). Another circuit is obtained by interchanging the positions of the + and − terminals and is shown in Figure 4 (b). Here, the active realization of FDNR using DXCC-II may be used [19] . 
where = +1 for the circuit of Figure 4 (a) and = −1 for the circuit of Figure 4 (b). The expressions for pole-0 and are given in (15) and (16), respectively:
Sensitivity figures for pole-0 and are given as follows: 
From (17), the sensitivity figures for the proposed circuits are all less than or equal to unity in magnitude which implies good sensitivity performance.
As an application of second-order voltage-mode all-pass filter, a sinusoidal oscillator producing two-phase signals is next given. The circuit is shown in Figure 5 ; it consists of a voltage-mode second-order all-pass filter and a unity gain inverter, with the output of the inverter being fed back to the input of the first stage. It may be noted that the inverter (gain = −1) is realized using DXCC-II itself with input and output at and −, respectively. The system loop gain (defined as OUT / IN , Figure 5 ) is given by
If loop gain is set to unity at = , the circuit shown in Figure 5 can be set to provide two-phase sinusoidal oscillation with oscillation frequency as
The circuit provides two voltage outputs 1 and 2 . The voltage outputs marked in Figure 5 are related as 1 = − 2 .
Nonideal Analysis
A nonideal DXCC-II is characterized by the following port relationship:
Here, and are the current transfer gains from + and − terminals to + and − terminals, respectively, and are the voltage transfer gains from input terminal to + and − terminals, respectively, and is the voltage transfer gain from + terminal to terminal (buffered output). However, these transfer gains are close to unity up to very high frequencies [20] . Using (20) , the proposed circuits of voltage-mode second-order all-pass filter using simulated inductor as shown in Figures 3(a) and 3(b) are reanalyzed so as to yield the following voltage transfer function:
where = +1 for the circuit of Figure 3 (a) and = −1 for the circuit of Figure 3(b) .
The expressions for pole-0 and are given as follows:
Active and passive sensitivity figures for pole-0 and are given as 
Equation (22) and (26) shows that the sensitivity figures are all less than or equal to unity in magnitude which implies good sensitivity performance. Sensitivity of filter parameters to current transfer gains will remain less than unity for the ideal value of current transfer gains which is equal to unity.
Parasitic Considerations
The next study on the proposed circuits is carried out for the effect of parasitics involved with the used current conveyor. It assumes special significance for evaluating the real performance of any analog circuit. The various parasitics involved with a typical current conveyor [21] are well known to potential readers and will only be reviewed briefly. The various parasitics of the DXCC-II used in the proposed circuits are port parasitics in the form of // , port parasitic in the form of // and port parasitics. The proposed circuits are re-analyzed by taking into account the above parasitic effects. A re-analysis of the proposed circuit of voltage-mode second order all-pass filter using simulated inductor as shown in Figure 3 (a) yields:
where 2 = 2 + − , 1 = 1 + + , and 3 = ( 3 + + + − ). From (27), it is clear that the parasitic resistances/capacitances merge with the external value. Such a merger does cause slight deviation in circuit's parameters. It can be further observed from (27) that the order of transfer function of second-order all-pass filter is not changed. The modified expressions for pole-0 and with parasitic effects are also given as
Next, it is seen from (28) that the pole frequency would slightly be deviated (in deficit) because of these parasitics. The expression showing the effects of parasitics on pole-is also given in (29). The pole-would also deviate slightly because of the parasitics. The deviation is expected to be small for an integrated DXCC-II.
Simulation Results
The new proposed circuits are verified through PSPICE simulations. The simulations are based on 0.5 m, TSMC, CMOS parameters. Table 2 Figure 6 , which shows the pole frequency as 15.85 MHz with a percentage error of 0.44%. The usefulness of new circuits is to be especially emphasized keeping in view the design frequency which is quite high. The inputoutput waveforms for voltage-mode second-order all-pass filter are shown in Figure 7 . The Fourier spectrum of output is shown in Figure 8 . The THD is found to be 1.5% which is also moderately low. The plot of THD variation at output with the amplitude of the input voltage is shown in Figure 9 . Furthermore, the circuit of second-order voltage-mode allpass filter using FDNR (Figure 4(a) ) is also simulated. The gain and phase response of the circuit of Figure 4 (a) are given in Figure 10 . The circuit of Figure 4 (a) was designed using 2 = 10 pF, 4 = 4 kΩ, and, for the realization of resistor less FDNR, the dimensions of the NMOS transistor are selected as / = 4 m/1 m. The bias voltage is selected to be 1.2 V so as to obtain a resistance of 1.6 kΩ across the MOS transistor. The capacitances are set as 11 = 12 = 50 pF and 31 = 32 = 50 pF to realize FDNR1 ( 1 ) and FDNR3 ( 3 ), respectively. The theoretical pole frequency used in this design was 25.18 MHz. The simulated pole frequency was found to be 25 MHz, which is very close to the theoretical value and only 0.71% in error.
The Monte Carlo analysis of the second order voltagemode all-pass filter (Figure 3(a) ) was next performed taking 5% Gaussian deviation in the each passive component ( 1 , 2 , 3 , and sim ). The analysis was done for 5 runs. The gain and phase response with Monte Carlo analysis is shown in Figure 11 and time domain result for Monte Carlo analysis is shown in Figure 12 . As depicted from Monte-Carlo analysis results, the proposed filter has good sensitivity performances.
Conclusion
This work presents four additional voltage-mode first-order all-pass filters and second-order all-pass filters with high input and low output impedance in each case. The circuits are based on the recently introduced active element, namely, Dual-X Current Conveyor with buffered output. As an application of the second-order voltage-mode all-pass filter, a voltage-mode oscillator configuration is given. Nonideal analysis of the proposed circuits is performed, and parasitic considerations are also discussed. The proposed circuits enjoy good active and passive sensitivities. Simulations results are given to confirm the presented theory.
